Tightly Integrated Design Space Exploration with Spatial and Temporal Partitioning in SPARCS

نویسندگان

  • Sriram Govindarajan
  • Ranga Vemuri
چکیده

This paper describes the tight integration of design space exploration with spatial and temporal partitioning algorithms in the SPARCS design automation system for RCs. In particular, this paper describes a novel technique to perform efficient design space exploration of parallel-process behaviors using the knowledge of spatial partitioning. The exploration technique satisfies the design latency constraints imposed by temporal partitioning and the device area constraints of the RC. Results clearly demonstrate the effectiveness of the partitioning knowledgeable exploration technique in guiding spatial partitioning to quickly converge to a constraint satisfying solution. Results of design automation through SPARCS and testing designs on a commercial RC board are also presented.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Image Data Quantization Table Pre - Process 4 x 4 Block JPEG Compression Flow Quantization Transform Zig - Zag DCT Run - Length Encoding Quantization

This paper presents an uniied approach for partitioning and synthesizing high-level design speciications onto dynamically reconngurable multi-fpga architectures. We use the Joint Photographic Experts Group (jpeg) still image compression algorithm as a design example to demonstrate the eeectiveness of our approach. Central to our approach is the sparcs (Synthesis and Partitioning for Adaptive Re...

متن کامل

Recon gurable Multi - FPGA Architectures ?

This paper presents an integrated design system called sparcs (Synthesis and Partitioning for Adaptive Reconngurable Computing Systems) for automatically partitioning and synthesizing designs for recon-gurable boards with multiple eld-programmable devices (fpgas). The sparcs system accepts design speciications at the behavior level, in the form of task graphs. The system contains a temporal par...

متن کامل

An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures

This paper presents an integrated design system called sparcs (Synthesis and Partitioning for Adaptive Recon gurable Computing Systems) for automatically partitioning and synthesizing designs for recongurable boards with multiple eld-programmable devices (fpgas). The sparcs system accepts design speci cations at the behavior level, in the form of task graphs. The system contains a temporal part...

متن کامل

Integrated Block-Processing and Design-Space Exploration in Temporal Partitioning for RTR Architectures

We present an automated temporal partitioning and design space exploration methodology that temporally partitions behavior speci cations. We propose block-processing in the temporal partitioning framework for reducing the recon guration overhead for partitioned designs. Block-processing is a technique used traditionally in the area of parallel compilers, for increasing the computation speed by ...

متن کامل

Temporal Partitioning for RTR Architectures ?

We present an automated temporal partitioning and design space exploration methodology that temporally partitions behavior speciications. We propose block-processing in the temporal partitioning framework for reducing the reconngura-tion overhead for partitioned designs. Block-processing is a technique used traditionally in the area of parallel compilers, for increasing the computation speed by...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000